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Abstract—The present success in the manufacture of multi-
layer interconnects in ultra-large-scale integration is largely 
due to the acceptable planarization capabilities of the 
chemical-mechanical polishing (CMP) process. In the past 
decade, copper has emerged as the preferred interconnect 
material. The greatest challenge in Cu CMP at present is the 
control of wafer surface non-uniformity at various scales. As 
the size of a wafer has increased to 300 mm, the wafer-level 
non-uniformity has assumed critical importance. Moreover, 
the pattern geometry in each die has become quite complex 
due to a wide range of feature sizes and multi-level structures. 
Therefore, it is important to develop a non-uniformity model 
that integrates wafer-, die- and feature-level variations into a 
unified, multi-scale dielectric erosion and Cu dishing model. 
In this paper, a systematic way of characterizing and 
modeling dishing in the single-step Cu CMP process is 
presented. The possible causes of dishing at each scale are 
identified in terms of several geometric and process 
parameters. The feature-scale pressure calculation based on 
the step-height at each polishing stage is introduced. The 
dishing model is based on pad elastic deformation and the 
evolving pattern geometry, and is integrated with the wafer- 
and die-level variations. Experimental and analytical means 
of determining the model parameters are outlined and the 
model is validated by polishing experiments on patterned 
wafers. Finally, practical approaches for minimizing Cu 
dishing are suggested. 
 
Index Terms— Chemical mechanical polishing, Cu dishing, 
Semiconductor manufacturing. 
I. INTRODUCTION 
HE relentless advances in ultra-large-scale integration 
technology necessitate the design and fabrication of 
sub-micron features of higher resolution, denser packing, 
and multi-layer interconnects. The present success in 
satisfying the stringent specifications is largely due to the 
acceptable local and global planarization capabilities of the 
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chemical-mechanical polishing (CMP) process.  
In the past decade, copper has emerged as the preferred 
interconnect material. Interconnect Cu lines are produced 
by a multi-level damascene scheme, comprising dielectric 
trench patterning and Cu deposition, followed by CMP. 
The greatest challenge in Cu CMP at present is the control 
of wafer surface non-uniformity at various scales, 
primarily due to dielectric erosion and Cu dishing as shown 
in Fig. 1. Generally, dielectric erosion is more prevalent 
than Cu dishing in the dense sub-micron, copper-line 
region, whereas dishing is far more significant than erosion 
at the global wiring level [1].  
As the wafer size has increased to 300mm and the 
pattern geometry of a die has become complex, due to a 
wide range of feature sizes, the importance of a multi-scale 
non-uniformity model, too, has increased. Such a model 
should integrate wafer-, die- and feature-level variations in 
dielectric erosion and Cu dishing. Past efforts to 
characterize relations among non-uniformity and process 
parameters have been primarily confined to extensive 
experimental investigations [2]-[6]. Several semi-
theoretical models are available, but such models 
essentially address the effect of one variable at a time and 
are confined only to the feature-level or at most the die-
level [3], [7]-[12].  
In this paper, accordingly, a Cu dishing model is 
presented based on feature-level step-height evolution. The 
local pressure distribution is determined in each polishing 
stage in terms of the evolving step-height and pattern 
geometry. The contact pressure at a given step height is 
calculated from the elastic deformation of the pad due to 
the applied pressure. The pad is assumed to deform as 
discrete, uniaxially loaded blocks. Additionally, wafer- and 
die-level surface non-uniformities are clearly defined, and 
the possible causes of non-uniformities at each level are 
identified in terms of the geometric and process 
parameters. Moreover, a multi-scale Cu dishing model is 
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Fig. 1. Schematics of a surface profile after CMP in a single-layer Cu 
interconnect structure.  
 
 
introduced by integrating these parameters with the 
feature-level dishing model. Experimental and analytical 
means of determining the model parameters are outlined, 
and the models are validated by polishing experiments on 
100 mm patterned wafers. Finally, possible approaches for 
minimizing Cu dishing are discussed based on the pattern 
geometry, model parameters, and process conditions.  
II. DEFINITION OF NON-UNIFORMITIES AT VARIOUS 
SCALES 
A. The Preston Equation 
The local material removal rate (MRR) in CMP is 
expressed by the Preston equation [13]: 
 p R
dh
MRR k p v
dt
≡ = ⋅ ⋅  (1) 
where h  is the thickness of the layer removed, t  the 
polishing time, p  the pressure, Rv  the relative velocity, 
and pk  the Preston constant.  
Although the Preston equation represents the local 
material removal rate at any point on the wafer, it does not 
explain the actual material removal mechanism. There have 
been many studies to explain the wear mechanism in CMP 
by investigating contacts among the pad, abrasives, and the 
wafer surface. Nevertheless, several researchers have 
experimentally demonstrated that the above functional 
relation is generally valid in CMP at many scales [14]-[17]. 
The Preston constant, obviously, is not a fundamental 
constant. It depends on the pad/wafer contact condition, 
slurry concentration and chemistry, abrasive size and 
shape, pad stiffness and surface topography, and so on. 
Thus, any variation in these quantities at any scale is 
expected to result in non-uniformity in material removal 
rate at that scale.  
The most challenging part of Cu CMP is that there are at 
least three different materials, Cu, dielectric and barrier 
layer, to be polished––sequentially or simultaneously. 
Therefore, the ratios of material removal rates, or 
selectivities, become important factors in characterizing 
non-uniformity. The selectivities of Cu, oxide and barrier 
layer are obtained by blanket wafer polishing, under the 
same process or experimental conditions. Since the 
definition of selectivity is based on blanket wafer 
experiments, with the same nominal pressure and relative 
velocity, they are the ratios of Preston constants. Thus, the 
selectivities in Cu CMP are defined as: 
/ /,  Cu b
ox ox
p pCu b
Cu ox b ox
ox p ox p
k kMRR MRRS S
MRR k MRR k
≡ = ≡ =  (2) 
where the subscripts Cu, b, ox, respectively, represent 
copper, barrier and oxide.  
The selectivity depends both on the hardness of the 
material polished and the chemistry of the slurry [18]-[20]. 
For instance, hydrogen peroxide, a common additive in 
commercial Cu slurries, reacts with Cu and forms a soft 
layer so that the material removal rate of Cu increases and 
thus /Cu oxS  too increases.  
B. Wafer-level (Inter-Die) Variation 
Fig. 2 exemplifies effects of non-uniformity at wafer-, 
die- and feature-levels. The primary problem in Cu CMP is 
that the material removal rate across the wafer is 
nonuniform for various reasons: non-uniform pressure and 
velocity distributions and even the Preston constant [21]-
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Fig. 2. Definition of non-uniformities at the various levels. 
 
 
[23]. In this paper, we focus on the maximum non-
uniformity due to dishing. Thus the wafer-level non-
uniformity factor β  is defined as the ratio of the material 
removed at the slowest and the fastest field regions, 
respectively, in a wafer. As shown in Fig. 2, the edge 
region of the wafer polishes faster and hence erosion and 
dishing are the greatest in the outer dies.  
The wafer-level non-uniformity factor β  is defined as 
(0 1)sf
ff
h
h
β β∆≡ < ≤∆  (3) 
where sfh∆  and ffh∆  are the thicknesses of material 
removed in the slowest and the fastest field regions, 
respectively.  
In a patterned wafer, it is important to differentiate 
between the wafer-level non-uniformity and the die-level 
non-uniformity. The simplest way to do this is to compare 
a subdie of the same pattern geometry in each die. Neither 
the fastest nor the slowest region in a die may be a field 
region. Nevertheless, it is convenient to select a field 
region in each die as a reference point and ignore the 
pattern geometry effect as shown in Fig. 3. If β = 1, there 
will be only die-level non-uniformity. This means that a 
subdie at the same relative position in each die on a wafer 
will have the same non-uniformity. If β < 1, subdies in 
each die will have different non-uniformities.  Therefore, it 
is important to consider β  for characterizing non-
uniformity at both die- and feature-levels.  
C. Die-level (Inter-Subdie) Variation 
In addition to the wafer-level non-uniformity, there are 
die-level non-uniformities in each die on the wafer. The 
die-level variation mainly depends on the pattern geometry 
and the materials in contact with  the pad at each polishing 
height. To express pattern geometry at die-level of 
complex chip-style patterns, it is required to define a 
characteristic area that can be considered as a separate 
region in a die in terms of an average pressure.  
The average pressure in the characteristic area mainly 
depends on the area fraction, fA , of Cu in the underlying 
pattern. This area fraction can be expressed as the ratio of 
the Cu interconnects area, CuA , to the total characteristic 
area, totalA .  
(0 1)Cuf f
total
A
A A
A
≡ ≤ ≤  (4) 
If fA = 0, the region is an oxide field region and there 
are no Cu lines within the area. On the other hand, if fA = 
1, the entire area is monolithic Cu.  
In this study, each die in a patterned wafer consists of 16 
separate subdies with various periodic patterns as shown in 
Fig. 2, and thus each subdie will be assumed as the 
characteristic area. Thus, the area fraction fA  of a subdie 
for linear features may be defined as: 
 (0 1)f f
wA Aλ= ≤ ≤  (5) 
where w  is the Cu linewidth and λ  the pitch of the 
underlying pattern geometry in a Cu damascene structure.  
D. Feature-Level Variation 
Feature-level pattern geometry is represented by the 
linewidth and the step height. Due to the different 
characteristics of the Cu deposition processes, such as 
physical vapor deposition (PVD) and electroplating, the 
surface Cu topography is generally different from the 
underlying trench pattern. The “surface linewidth”, sw , 
and the initial step height, sih , may be smaller than the 
underlying Cu linewidth, w  and the thickness, Ih , as 
shown in Fig. 4. The Cu deposition factor α  may be 
defined as: 
   (0 1)sw
w
α α≡ ≤ ≤  (6) 
Thus, if α = 0, the initial Cu surface topography is flat 
regardless of the underlying pattern geometry as in Fig. 
5(a), and if α =1 and sih =1, the initial surface topography 
is a true replica of the underlying trench pattern as in Fig. 
5(c). Additionally, the deposited Cu thickness, Cuh , may 
also vary depending on the deposition processes. In PVD, 
Cuh  remains the same regardless of the underlying 
patterns.  In electroplating, however, Cuh  varies depending 
on the pattern geometry.  
 
Fig. 3. Definition of wafer-level non-uniformity factor a patterned 
wafer: Material removal rate ratio of the field region at the slowest die 
with respect to the field region at the fastest die. 
 
Fig. 4. Definition of pattern geometry in Cu damascene structure, 
based on the Cu interconnect linewidth, w, pitch, λ and Cu deposition 
factor α. 
 
Fig. 5. Effect of Cu deposition factor, α  and initial step-height, hsi:(a) 
α=0 and hsi= 0, (b) 0<α<1 and  0<hsi<hI, and (c) α =1 and hsi= hI . 
 
 
III. MULTI-SCALE CU DISHING MODEL 
A. Feature-level Pressure Calculation 
The material removal rate at any instant is essentially 
based on the local pressure distribution at each height 
stage. The local pressure distribution however changes as 
the surface profile changes due to polishing.  
Both the pressure at the high- and low-features, hp  and 
lp , generally vary with time, for the polishing rate depends 
on the pad/abrasives/wafer contact condition. Initially, the 
pad contacts the top of the wafer surface, which is filled 
with Cu of certain topography representing the initial area 
fraction and the initial step-height. The low-feature may or 
may not support normal load depending on the step-height 
at any given time. Therefore, it is necessary to determine 
the relationship between the contact pressure and the step-
height to predict the surface profile at any given polishing 
time. Furthermore, the Preston constant is also different as 
the material changes from Cu to barrier layer, and from 
barrier layer to oxide.  
B. The Feature-level Step-Height Model 
It has been proposed in the past that dishing of Cu lines 
is due to the elastic deformation of a smooth polishing pad. 
One approach is to assume that the elastic deformation of 
the homogeneous, monolithic pad, δ , itself as Cu dishing 
[3]. This model, however, grossly underestimates dishing. 
Another approach is to relate the pressure on the Cu 
interconnect by assuming that the pad deforms as discrete, 
uniaxially loaded blocks [11], [12]. We adopt this model in 
the following derivation. In this model, two material 
structures, Cu and oxide, are assumed as shown in Fig. 6.  
The key assumptions of the approach are: 
• The pad is an isotropic elastic material. 
• The pad surface is perfectly smooth. 
• The wafer surface always remains horizontal. 
• The pad deforms as separate uniaxially-loaded blocks 
under the uniform pressure boundary condition. 
• The deformation is plane-strain. 
• The pad-surface in x -direction is stress-free and does 
not expand: xσ = xyτ = xzτ = 0 and ν = 0. 
• The bottom of each block remains at the same level and 
is free to move horizontally.  
The step-height, ( )sh t , is defined as the height 
difference between the high- and low-features at any given 
time, t . 
( ) ( ) ( )s h lh t h t h t≡ −  (7) 
where hh  and lh , respectively, are the polishing surface 
heights of the high- and low-features relative to the bottom 
of the oxide.  
The material removal rates at the high- and low-features 
can be expressed by the Preston equation as: 
( ) ,  ( )
h l
h l
p h R p l R
dh dhk p t v k p t v
dt dt
= − = −  (8) 
where 
hpk  and hpk  are the Preston constant, and hp  and 
lp  are the pressure at the high- and low-features.  
 
1) Stage 1: Initially, i.e., without any load, the pad only 
contacts the high-feature. When the load is applied, the 
low-feature may or may not contact the pad, depending on 
the initial step-height. If the load is sufficiently high to 
deform the pad at the high-feature more than the initial 
step-height, then the pad will touch the low-feature. On the 
contrary, if the load is low, the deformation of the pad at 
the high-feature is less than the initial step-height, thus the 
load will be supported by the high-feature-only. In stage 1, 
we will consider the latter case.  
Force equilibrium at the initial contact area requires: 
( ) ( )1 / /h l avp w p w pα λ α λ− + =  (9) 
where hp  and lp  are the pressures at the high- and low-
feature, respectively. Since only the high-feature contacts 
the pad, lp = 0. Therefore, 
1 /
av
h
pp
wα λ= −  (10) 
Since the pad is assumed to deform as separate blocks, 
the displacements at the high- and low-features can be 
expressed as: 
,  0hh o h o l
p
pH H H
E
δ δ≡ − = =  (11) 
where pE  is the Young’s modulus of the pad material, oH  
is the undeformed pad thickness. Therefore, the 
requirement to start with stage 1 can be expressed as: 
 
Fig. 6. Schematic of a feature-level elastic block Cu dishing model in 
Cu CMP.
 
 
max 1 /
o av
si h
p
H ph
w E
δ α λ
⎛ ⎞⎟⎜> = ⎟⎜ ⎟⎟⎜− ⎝ ⎠  (12) 
where sih  is the initial step-height for each pattern.  
Now, material removal rates at the high- and low-feature 
are expressed by the Preston equation as: 
1 /
0
1 /
h
h
h av
p R
l
s h l av
p R
dh pk v
dt w
dh
dt
dh dh dh pk v
dt dt dt w
α λ
α λ
⎛ ⎞⎟⎜= − ⎟⎜ ⎟⎜⎝ − ⎠
=
⎛ ⎞⎟⎜= − = − ⎟⎜ ⎟⎜⎝ − ⎠
 (13) 
The step-height can be solved with the initial condition 
(0)sh = sih . 
( )
1 /h
av
s si p R
ph t h k v t
wα λ
⎛ ⎞⎟⎜= − ⋅⎟⎜ ⎟⎜⎝ − ⎠  (14) 
The end of stage 1, 1t , is defined as when sh  reaches 
the pad deformation 
maxhδ , 1( )sh t = maxhδ , and the low-
feature, too, starts supporting the normal load. Thus, 
max
1
1 /h
si h
av
p R
h
t
pk v
w
δ
α λ
−
= ⎛ ⎞⎟⎜ ⎟⎜ ⎟⎜⎝ − ⎠
 (15) 
Thus, for 0 < t < 1t , the normal load is supported by the 
high-feature only, and the pressure and material removal 
rate at the high-feature are constant. The step-height 
decreases linearly with time and the low-feature remains 
unpolished as shown in Fig. 7.  
 
2) Stage 2: As the pad contacts low features, too, they 
get polished. This is designated as stage 2. The material 
being polished at both high- and low-features in this stage 
is Cu. The end of stage 2 is marked by the polishing time, 
2t , when the pad surface at high-feature reaches the oxide 
surface.  
Deformations of the pad at the high- and the low-
features in this stage can be expressed as: 
( ) ( ),  ( ) ( )o oo h h o l l
p p
H H
H H t p t H H t p t
E E
− = − =  (16) 
where hH  and lH  are the deformed pad thicknesses at the 
high- and low-features, respectively.  
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Fig. 7. Time evolution of (a) pressure, (b) material removal rate, (c) polishing surface height and (d) step-height based on the feature-level elastic block 
dishing model.  Selected model parameters are: MRRCu=484nm/min, MRRox=34 nm/min, w=100µm, λ=200µm, α=1, β=0.8, Ep=300MPa, pav=28kPa, 
and Ho=1.3mm. 
 
 
Since both the high- and low-feature are in contact with 
the pad, the step-height can be expressed by thickness 
difference of the high- and low-features, and the pressure 
difference as:  
( ) ( ) ( ) ( ) ( )s h l l hh t h t h t H t H t= − = −  (17) 
and 
( ) ( ) ( )ph l s
o
E
p t p t h t
H
− =  (18) 
By combining (18) with the force equilibrium in (9), the 
pressure and the material removal rate at the high- and 
low-features at any given time t  can be expressed as a 
function of the step-height : 
( )
( )
( ) / ( )
( ) 1 / ( )
p
h av s
o
p
l av s
o
E
p t p w h t
H
E
p t p w h t
H
α λ
α λ
= +
= − −
 (19) 
( )
( )
/ ( )
1 / ( )
h
l
ph
p av s R
o
pl
p av s R
o
Edh k p w h t v
dt H
Edh k p w h t v
dt H
α λ
α λ
⎡ ⎤
= − +⎢ ⎥⎢ ⎥⎣ ⎦
⎡ ⎤
= − − −⎢ ⎥⎢ ⎥⎣ ⎦
 (20) 
The step-height, sh , is expressed by the first-order 
ordinary differential equation (ODE) as: 
( ) ( )[ ]{ }
[ ]
1 / /
   
l h
l h
p Rs
p p s
o
p p av R
E vdh w k w k h
dt H
k k p v
α λ α λ+ − +
= −
 (21) 
In this stage, the material being polished at the high- and 
low-feature in the fastest die are the same, i.e. Cu: 
hpk = lpk = /Cupk β .  Thus, equation (21) is rewritten as: 
0Cup p Rs s
o
k E vdh h
dt Hβ
⎛ ⎞⎟⎜+ =⎟⎜ ⎟⎜⎝ ⎠  (22) 
At the onset of stage 2, t = 1t , the low-feature barely 
contacts the pad: 1( )sh t = maxhδ . Therefore, the general 
solution for step-height in stage 2, 1t < t < 2t , is expressed 
as: 
1
1 1
1
( ) ( ) ,  
Cu
o
s s
p p R
t t H
h t h t exp
k E v
βττ
⎛ − ⎞⎟⎜= − =⎟⎜ ⎟⎜⎝ ⎠  (23) 
Stage 2 ends when the pad reaches the top of oxide at 
the high feature, the general solution for 2t  can be solved 
by the condition: 2( )hh t = (0)hh − Cuh .  
The step-height when t = 2t  represents the minimum 
dishing due to the initial surface topography, and is written 
as: 
2 1
2 1
1
( ) ( )s s
t t
h t h t exp τ
⎛ − ⎞⎟⎜= − ⎟⎜ ⎟⎜⎝ ⎠  (24) 
Therefore, for 1t < t < 2t , the normal load is supported by 
both high- and low-features, and the pressure and material 
removal rates at the high- and low-features depend on the 
step-height. The polishing surface at high-feature decreases 
faster than that at low-feature, and thus the step height 
gradually decreases. The step-height at the end of stage 2, 
2( )sh t , is given by the ratio of the polishing interval 
2t − 1t  to the time constant 1τ . For example, if 
( )2 1 1/t t τ− > 4, 2( )sh t  is less than 2% of the maximum 
pad deformation, 
maxhδ .  
 
3) Stage 3: As the polishing surface at the high-feature 
reaches the top of oxide, the step-height by definition is Cu 
dishing. In this stage, the materials being polished at the 
high- and low-feature are oxide and Cu, respectively: 
hpk = /oxpk β  and lpk = /Cupk β .  Furthermore, the 
linewidth is changed to the designed Cu linewidth, w , 
instead of wα .  Thus, the force equilibrium at the contact 
area can be rewritten as: 
( ) ( )1 / /h l avp w p w pλ λ− + =  (25) 
The pressure and the material removal rate in the oxide 
and Cu regions in stage 3 can be represented by the step-
height as in (19) and (20). By writing (21) with the 
condition that when t = 2t , sh = 2( )sh t , the step-height 
when t > 2t , can be solved as: 
[ ]{ }22 2
2
( ) ( ) ( ) 1s s o s
t t
h t h t h h t exp τ
⎡ ⎛ − ⎞⎤⎟⎜= + − − −⎢ ⎥⎟⎜ ⎟⎜⎝ ⎠⎢ ⎥⎣ ⎦  (26) 
2 1
2
1
1
( )
1 /
av
s o
p
p t t
h t H exp
w Eα λ τ
⎛ ⎞⎛ ⎞ ⎛ − ⎞⎟⎜⎟ ⎟⎜ ⎜= −⎟⎟⎜ ⎟⎜ ⎜⎟ ⎟⎜⎟⎜ ⎟⎜ ⎝ ⎠⎝ − ⎠⎝ ⎠  (27) 
( )
/
/
1
1 / /
Cu ox av
o o
Cu ox p
S ph H
w S w Eλ λ
⎡ ⎤− ⎛ ⎞⎟⎜⎢ ⎥≡ ⎟⎜ ⎟⎟⎜⎢ ⎥− + ⎝ ⎠⎣ ⎦
 (28) 
( )
/
2
/1 / / Cu
Cu ox o
Cu ox p p R
S H
w S w k E v
βτ λ λ
⎡ ⎤ ⎛ ⎞⎟⎜⎢ ⎥≡ ⎟⎜ ⎟⎟⎜⎢ ⎥− + ⎝ ⎠⎣ ⎦
 (29) 
In stage 3, pressure in the oxide region, now the high-
feature, is greater than that in the Cu region, low-feature. 
However, the material removal rate depends on both the 
Preston constant and pressure. Now the Preston constant 
ratio or selectivity, /Cu oxS , between oxide and Cu comes 
into consideration. If /Cu oxS = 1, the pad sees the oxide 
and Cu as the same material in terms of polishing, the 
material removal rate ratio is just that of pressure. Thus, the 
step-height approaches zero with the same time constant as 
of stage 2. If the product of the pressure and the Preston 
constant for Cu is greater than of oxide, Cu polishes faster 
than the oxide. Thus, the step-height increases with 
polishing time.  
 
 
C. Cu Dishing Model 
Based on the non-uniformity definition in Fig. 2, the 
final dielectric erosion, e , and Cu dishing, D , can be 
expressed as the height at high-feature and the step-height 
at the process end-point, ept  as: 
2( ) ( )h h epe h t h t≡ −  (30) 
( )s epD h t≡  (31) 
We focus on Cu dishing in this paper. The dielectric 
erosion model based on step-height calculation is left for 
future research. Copper dishing at the endpoint can be 
expressed by the step-height model as: 
[ ]{ }22 2
2
( ) ( ) 1 eps o s
t t
D h t h h t exp τ
−⎡ ⎛ ⎞⎤⎟⎜= + − − −⎢ ⎥⎟⎜ ⎟⎜⎝ ⎠⎢ ⎥⎣ ⎦  (32) 
Ideally, the endpoint is when the excess Cu at the high-
feature is completely removed: ept = 2t . Cu dishing in this 
case is represented as the initial Cu dishing, iD : 
2 1
2
1
1
( )
1 /
av
i s o
p
p t t
D h t H exp
w Eα λ τ
⎛ ⎞⎛ ⎞ ⎛ − ⎞⎟⎜⎟ ⎟⎜ ⎜≡ = −⎟⎟⎜ ⎟⎜ ⎜⎟ ⎟⎜⎟⎜ ⎟⎜ ⎝ ⎠⎝ − ⎠⎝ ⎠  (33) 
Due to the wafer- and die-level non-uniformites, the true 
process endpoint is the time when the excess Cu in the 
field region of the slowest die is completely removed. That 
is, 
Cu
Cu
ep
p av R
ht
k p v
=  (34) 
Cu dishing approaches an asymptotic value, oh , as ept  
increases. This asymptotic dishing, D∞ , is defined as: 
( )
/
/
1
1 / /
Cu ox av
o o
Cu ox p
S pD h H
w S w Eλ λ∞
⎡ ⎤− ⎛ ⎞⎟⎜⎢ ⎥≡ = ⎟⎜ ⎟⎟⎜⎢ ⎥− + ⎝ ⎠⎣ ⎦
 (35) 
The dimensionless time interval, ( )* 2/d ep ot t t τ≡ −  is 
an index of how close Cu dishing is to D∞ . For example, 
if *dt > 4, the Cu dishing, D  approaches to D∞  within 2%. 
Cu dishing D , iD  and D∞  are expressed in 
dimensionless form *D , *iD  and *D∞ , the ratio between 
dishing and the nominal Cu interconnect thickness, Ih . 
* * *,  ,  ii
I I I
D D D
D D D
h h h
∞∞≡ ≡ ≡  (36) 
Therefore, Cu dishing in (32) is represented in 
dimensionless form as: 
( ) ( )* * * * *1i i dD D D D exp t∞ ⎡ ⎤= + − − −⎣ ⎦  (37) 
IV. PARAMETER SENSITIVITY ANALYSIS 
The present model shows that Cu dishing is strongly 
dependent upon a large number of geometrical and process 
parameters, as shown in Fig. 8. To decrease Cu dishing, all 
the three terms, *iD , *D∞  and *dt  need to be reduced.  
First, the selectivity between Cu and oxide should be 
decreased to reduce *D∞  so that the total dishing becomes 
less time-sensitive as shown in Fig. 8(a). If /Cu oxS = 1, 
material removal rates in the Cu and oxide regions are the 
same, which means that the pad sees this region as a field 
region in so far as material removal rate is concerned. 
Therefore, there is no dishing developed: *D∞ = 0 thus, 
*D = *iD . From an earlier erosion model and the present 
dishing model, however, the role of slurry selectivity on 
the non-uniformity seems to be contradictory. High 
selectivity minimizes dielectric erosion, whereas low 
selectivity minimizes Cu dishing. Therefore, it is hard to 
find an optimum selectivity that minimizes both erosion 
and dishing in single-step polishing.  
Second, *D  decreases as /av pp E  decreases as shown 
in Fig. 8(b). Thus, to decrease dishing, one may use either 
a stiff pad or low-pressure polishing, or both.  Furthermore, 
as the pad thickness, oH , is decreased, Cu dishing, too, is 
decreased. However, the extent to which the pad thickness 
can be decreased is limited by the yield strength of the pad, 
Yσ , by: 
 
max
p
o h
Y
E
H δσ>  (38) 
Third, the wafer-level non-uniformity factor β  affects 
Cu dishing. Cu dishing decreases as β  increases as shown 
in Fig. 8(c). To eliminate the wafer-level non-uniformity, 
β  should be unity. This is more difficult as the size of 
wafer increases, for the slurry is fed from the outside of 
wafer.  
Moreover, even though the wafer-level non-uniformity 
is minimum, i.e., β =1, there could be still Cu dishing in 
each subdie if α > 0. This means that even if the field 
regions in all dies polish uniformly, Cu dishing can still 
develop due to the die-level variations of initial the 
topography. But if α = 0 and β = 1, then the total dishing 
time becomes zero and there is no dishing across the wafer: 
*
dt = 0 and thus *D = 0 as shown in Fig. 8(d). Therefore, 
dishing can be minimized by arranging α = 0 and β =1, 
independent of slurry selectivity.  
V. EXPERIMENTAL VALIDATION 
A Cu damascene structure was designed and fabricated 
to investigate the effects of the various parameters on 
wafer-, die- and pattern-level erosion and dishing. The 100 
mm wafer comprised 60 dies, and each die in turn had 16 
subdies. Fig. 9 shows the pattern layout in a die.  
The interconnect deposition factor α  for several 
patterns was obtained by profilometetry and Scanning 
 
 
Electon Microscopy (SEM). Fig. 10 shows the SEM 
micrographs of various patterns with the same area fraction 
(0.5) but of different linewidths (0.5, 2 and 100 mµ ). The 
measurements show that α  is dependent on the Cu 
linewidth, w . The selectivity /Cu oxS  was determined from 
the average material removal rates in blanket Cu and oxide 
wafer polishing experiments.  
Experiments were conducted on a rotary 100mm CMP 
machine with the materials and the conditions listed in 
Table І and ІІ. To validate the present model, a set of 
single-step polishing experiments was performed. The 
same CMP apparatus, and experimental conditions with the 
blanket wafer polishing experiments, listed in Table ІІ, are 
used.  
The wafer-level non-uniformity factor β  in a patterned 
wafer was obtained by comparing the polishing times 
between two selected points, the field regions of the fastest 
slowest dies on the same wafer. Fig. 11 shows the Cu 
patterned wafers after 3, 4, and 5min of polishing. 
Photographs of the wafers show that the edge is polished 
faster than the center area as polishing time increases. In 
this Cu CMP experiment, β  is about 0.8. Finally, Cu 
dishing was measured by a surface profilometer at the Cu 
line at the center of each subdie.  
After determining all the model parameters, they have 
been used for calculating dielectric erosion and Cu dishing 
based on the present model. Fig. 12 compares the 
developed model and experimental data for Cu dishing. 
The developed Cu dishing is expressed in a dimensionless 
form, *D , the ratio of dishing to the designed Cu 
interconnect thickness, or the trench depth.  
Both the model and the experimental data show that 
dishing increases as Cu linewidth increases. In the model, 
this is explained by the Cu deposition factor, α  as 
described in Fig. 8(d). In the submicron region, α  is close 
to zero, and thus, the total dishing time, *dt , is smaller than 
                      
                                                            (a)                                                                                                                     (b) 
   
                          
                                                           (c)                                                                                                                      (d) 
Fig. 8. Effect of model parameters, (a) SCu/ox, (b) pav/Ep, (c)α and (d)β on Cu dishing when w=100µm, λ=200µm, Ep=300MPa, pav=28kPa, and 
Ho=1.3mm. 
 
 
the global interconnect region, where α  is close to one. 
However, since the wafer-level non-uniformity factor β  is 
0.8, there is still a significant Cu dishing in the submicron 
region.  In the experiments, however, Cu dishing in the 
dense sub-micron Cu line region is small even with high 
selectivity, /Cu oxS =14.4. For larger linewidths, on the 
contrary, Cu dishing is more significant and close to the 
model values.  
The discrepancy between the model and the data in the 
submicron linewidth region may be due to the following 
reasons. First, the data in the submicron Cu linewidth 
region may not be accurate due to the limit on the 
measurement resolution of the profilometer. For more 
accurate data, it is required to use the atomic force 
microscope (AFM) to determine the surface profile more 
accurately.  
Second, the model assumes that the pad deforms as 
dicrete uniaxially-loaded blocks under the uniform 
pressure boundary condition. Clearly, this is a very rough 
approximation, but may be appropriate in the global wiring 
region.  For large linewidths, the real pad/wafer contact 
area is small due to surface roughness and thus each 
contact can be treated as separate block.  In the submicron 
region, however, if the real contact area is greater than the 
Cu linewidth, the elastic deformation model of a 
homogeneous, monolithic pad may be more appropriate 
than the separate pad block model.  
Therefore, it appears that dishing in the global wiring-
level and in the submicron, device-level cannot be 
explained by a single model.  Nevertheless, since it is well 
known that Cu dishing is significant in the global-wiring 
level, the developed model adequately explains dishing 
where it is a major issue.  
VI. SUMMARY 
In this paper, a multi-scale Cu dishing model in CMP is 
proposed by a systematic characterization and modeling of 
dishing in single-step Cu CMP. The plausible causes of 
dishing at wafer-, die- and feature-level are identified in 
terms of the geometric and process parameters. Such 
parameters include: Cu interconnect deposition factor, α , 
wafer-level non-uniformity factor, β , selectivity between 
Cu and oxide, /Cu oxS , the Young’s modulus of the pad, 
pE , and so on.  
To model wafer-, die- and feature-level non-
uniformities, three separate points in a wafer are 
  
Fig. 9. Schematics of the mask layout and pattern geometry layout for 
experimental set with MIT-ME mask. 
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Fig. 10. SEM micrographs for the effect of interconnect deposition 
factor, α, (a)  λ=1µm, w=0.5µm, α = 0.1, (b) λ=4µm, w=2µm, α = 0.8, 
and (c) λ=200µm, w=100µm, α = 1. 
 
 
                 (a)                               (b)                               (c) 
Fig. 11. Observation of the effect of wafer-level non-uniformity 
factor, β in Cu patterned wafer polishing at (a) t=3min, (b) t=4min 
and (c) t=5min. 
                       TABLE I                                                TABLE II 
           MATERIAL PROPERTIES                EXPERIMENTAL CONDITIONS 
Property Value  Parameter Value
Mask MIT-ME  Diameter of Wafer (mm) 100
Cu deposition PVD  Normal Load (N) 228
Cu thickness (nm) 1500  Pressure (kPa) 28
Barrier Layer (nm) 20 (Ta)  Rot. Speed (rad/s) 7.8
SiO2 trench (nm) 1000  Linear Velocity (m/s) 0.70
Pad IC1400  Duration (sec) 60-360
Slurry iCue5001  Slurry Flow (ml/sec) 3.3
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Fig. 12. Experimental results for Cu dishing in a single-step Cu CMP.  
The model parameters are: MRRCu=484nm/min, MRRox=34 nm/min, 
β=0.8, Ep=300MPa, pav=28kPa, and Ho=1.3mm. 
 
 
considered. First, to calculate the wafer-level non-
uniformity, field regions in the slowest and the fastest die 
are considered. These two field regions are defined as the 
global reference point and local reference point, 
respectively. Additionally, to calculate die-level non-
uniformities, the general feature in the fastest die, which is 
the same die with the local reference point, is considered. 
Feature-level non-uniformity is characterized as Cu 
dishing, by calculating the pressure on the Cu lines. The 
pad is assumed to deform as discrete, uniaxially loaded 
blocks. Additionally, the effects of wafer- and die-level 
non-uniformities are characterized by tracking the surface 
profile at these three locations while polishing.  
Physical significances of model parameters are 
investigated based on the developed model. The role of 
slurry selectivity on the non-uniformity is explained. High 
selectivity minimizes dielectric erosion, whereas low 
selectivity minimizes Cu dishing. Therefore, it is hard to 
find an optimum selectivity that minimizes both erosion 
and dishing in single-step polishing. Alternatively, another 
approach to reduce dishing has been proposed. The wafer-
level non-uniformity factor β  must be increased and the 
deposition factor α  reduced to minimize both dielectric 
erosion and Cu dishing, regardless of slurry selectivity.  
Experimental and analytical means of determining the 
model parameters are outlined. The interconnect deposition 
factor α  was obtained by profilometry and SEM. The 
chemical and chemo-mechanical effects are included as 
slurry selectivities and were obtained by the average 
material removal rates from polishing experiments 100mm 
blanket Cu and oxide wafers. The wafer-level non-
uniformity factor β  in a patterned wafer was obtained by 
comparing the polishing times between two selected points, 
the field regions in the fastest and the slowest dies on the 
same wafer.  Finally, the developed Cu dishing model is 
validated by data from single-step Cu CMP experiments on 
100mm patterned wafers. 
Although developed model suggests guidelines to reduce 
dishing, there are several issues that require further 
investigation. First, the Cu dishing model should be 
integrated with dielectric erosion model, for the local 
pressures on the Cu and oxide regions are interdependent. 
Second, to consider a realistic pad surface profile in the 
model, a new contact condition comprising the pad, 
abrasives and the wafer needs to be developed.  
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